Kai Weber

Kai Weber received his Dipl.-Ing.(BA) in information technology from the University of Collaborative Education, Stuttgart, and a bachelor degree in computer science from the Open University, UK, in 2003. He joined IBM Research and Development in 2003, working on formal verification of floating-point units and leading the floating-point unit verification teams for IBM’s POWER6 and z10 processors. Mr. Weber was the processor verification team leader for the IBM zEnterprise 196 mainframe and continues in this role for future generations of IBM System z processors. In addition Mr. Weber is participating in two joint research projects with the University of Tuebingen and Saarland University eval- uating hybrid systems and business analytic workloads.
Contact
Kai Weber System z Core Verification Lead, IBM Systems & Technology Group, Technology Development, Schoenaicher Strasse 220, 71032 Boeblingen, Germany,
Kai.Weber [at] de.ibm.com. http://www.ibm.com

http://www.springer.com/978-3-642-22399-0
Chips 2020
A Guide to the Future of Nanoelectronics
(Ed.) B. Hoefflinger
2012, XXVIII, 477 p. 314 illus., 98 in color, Hardcover
ISBN: 978-3-642-22399-0